Forum RSS Feed Follow @ Twitter Follow On Facebook

Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
[-]
Welcome
You have to register before you can post on our site.

Username:


Password:





[-]
Latest Threads
[REQUEST] ASUS TUF FX505DY-AL080T Bios U...
Last Post: kapeaddic
Today 05:11 AM
» Replies: 0
» Views: 9
[REQUEST] Lenovo IdeaPad L340 (BGCNxxWW)...
Last Post: SneAX
Yesterday 06:31 PM
» Replies: 104
» Views: 66643
[Request] HP Pavilion zv6000/Compaq Pres...
Last Post: the_snakegod
Yesterday 05:38 PM
» Replies: 19
» Views: 5510
[REQUEST] Lenovo Ideapad 520-15IKB (4WCN...
Last Post: OOKAMI
Yesterday 02:29 PM
» Replies: 0
» Views: 53
[REQUEST] Lenovo V540-24IWL AIO BIOS Whi...
Last Post: Dudu2002
Yesterday 03:48 AM
» Replies: 1
» Views: 216
Gigabyte AORUS 5 (KB/SB/MB) BIOS Unlock
Last Post: Dudu2002
Yesterday 03:47 AM
» Replies: 27
» Views: 14501
[REQUEST] Machenike S15C BIOS Unlock
Last Post: Dudu2002
Yesterday 03:46 AM
» Replies: 5
» Views: 3453
[REQUEST] Lenovo G710 BIOS Whitelist Rem...
Last Post: Dudu2002
Yesterday 03:43 AM
» Replies: 503
» Views: 280180
[Request] Dell Optiplex 3090 Mini to sup...
Last Post: numToStr
Yesterday 03:39 AM
» Replies: 4
» Views: 181
X280 Bios unlocking
Last Post: Robi51
Yesterday 01:42 AM
» Replies: 0
» Views: 86
Intel SDM logo removal
Last Post: Mt17249
Yesterday 01:00 AM
» Replies: 0
» Views: 83
HP Envy Phoenix 810-002er bios mod
Last Post: ScorpionTMMC
Yesterday 12:48 AM
» Replies: 0
» Views: 98
HP Pavilion dv6-2155dx BIOS whitelist re...
Last Post: thalysonle
02-03-2026 09:06 AM
» Replies: 0
» Views: 111
Machenike L16
Last Post: hot.meat1454
02-02-2026 06:59 AM
» Replies: 10
» Views: 4872
HP HDX9000: black screen problem with GT...
Last Post: Remdale
02-01-2026 11:27 AM
» Replies: 0
» Views: 219
Dell precision t3610/unlock sli
Last Post: Ottoman95
01-31-2026 11:38 AM
» Replies: 0
» Views: 226
elitebook 840 g5 ryzen
Last Post: phozac
01-31-2026 08:13 AM
» Replies: 0
» Views: 213
[REQUEST] Acer Nitro 5 AN515-45 unlockbi...
Last Post: Dudu2002
01-31-2026 02:49 AM
» Replies: 3
» Views: 299
[REQUEST] Lenovo Z50-70 & Z40-70 (9BCNxx...
Last Post: Echo216
01-30-2026 11:54 AM
» Replies: 761
» Views: 405226
[Request] BIOS Dump/Backup of Lenovo T50...
Last Post: Rapadura
01-29-2026 02:48 PM
» Replies: 2
» Views: 3909

About Option ROM scan process
#1
Smile 
Dear all,
I have a question about the process of Option ROM scan and maybe you can help me to clarify it Smile

In chapter 6, Bios Boot Specification v1.01 said
Quote:The POST sequence is:
1. Power-on initialization
...
- All option ROM must be mapped into system memory between C0000~EFFFFh
2. PnP Option ROM initialization
...
- Option ROM in PnP card will be called in the order of lowest to highest ...

Thus I guess first BIOS should copy the Option ROM to memory for "all" devices then sequentially call its INIT(lowest memory address called first)... Am I correct ?

And in https://sites.google.com/site/pinczakko/...t_func_ext
Quote:For example, a device expansion ROM may require 24 KB for its initialization and runtime code, but only 8 KB for the runtime code. The image in the ROM will show a size of 24 KB, so that the POST code copies the whole thing into RAM. Then when the INIT function is running, it can adjust the size byte down to 8 KB. When the INIT function returns, the POST code sees that the runtime size is 8 KB and can copy the next expansion BIOS to the optimum location.

That means after INIT function completed BIOS could release memory and copy the next option ROM to the optimum location.

My question is: what is the current scheme for Option ROM scan ? (assume 3 option ROM to be processed...)

way 1:
- copy OPROM a to memory
- copy OPROM b to memory
- copy OPROM c to memory
- init OPROM a and downsize
- init OPROM b and downsize
- init OPROM c and downsize

way 2:
- copy OPROM a to memory
- init OPROM a and downsize
- copy OPROM b to memory <- OPROM b will be in optimum location !
- init OPROM b and downsize
- copy OPROM c to memory
- init OPROM c and downsize

Thanks !
liaoo
find
quote
#2
(10-29-2012, 11:35 PM)liaoo Wrote: Dear all,
I have a question about the process of Option ROM scan and maybe you can help me to clarify it Smile

In chapter 6, Bios Boot Specification v1.01 said
Quote:The POST sequence is:
1. Power-on initialization
...
- All option ROM must be mapped into system memory between C0000~EFFFFh
2. PnP Option ROM initialization
...
- Option ROM in PnP card will be called in the order of lowest to highest ...

Thus I guess first BIOS should copy the Option ROM to memory for "all" devices then sequentially call its INIT(lowest memory address called first)... Am I correct ?

And in https://sites.google.com/site/pinczakko/...t_func_ext
Quote:For example, a device expansion ROM may require 24 KB for its initialization and runtime code, but only 8 KB for the runtime code. The image in the ROM will show a size of 24 KB, so that the POST code copies the whole thing into RAM. Then when the INIT function is running, it can adjust the size byte down to 8 KB. When the INIT function returns, the POST code sees that the runtime size is 8 KB and can copy the next expansion BIOS to the optimum location.

That means after INIT function completed BIOS could release memory and copy the next option ROM to the optimum location.

My question is: what is the current scheme for Option ROM scan ? (assume 3 option ROM to be processed...)

way 1:
- copy OPROM a to memory
- copy OPROM b to memory
- copy OPROM c to memory
- init OPROM a and downsize
- init OPROM b and downsize
- init OPROM c and downsize

way 2:
- copy OPROM a to memory
- init OPROM a and downsize
- copy OPROM b to memory <- OPROM b will be in optimum location !
- init OPROM b and downsize
- copy OPROM c to memory
- init OPROM c and downsize

Thanks !
liaoo

I think it's way 2 because it's most logic and also on way 1 where do you copy your data when you need to downsize everything? Read here also: http://www.bios-mods.com/forum/Thread-Op...ice?page=2. In the bottom of the thread the op talks about option rom init and resizing.
find
quote
#3
It is the second way.
And btw, not all oroms need to be at C0000~EFFFFh, this requirement has been lifted for PCIe 3.0 compliant oroms.
find
quote


Forum Jump:


Users browsing this thread: 1 Guest(s)