Forum RSS Feed Follow @ Twitter Follow @ Twitter

Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
OptiPlex 360 380 760 780 960 Xeon LGA 771 E0 1067A Microcode
#21
(03-15-2016, 09:02 AM)DeathBringer Wrote: Why you didn't take whole microcode block from OptiPlex 755 BIOS?

You mean the A22 from dell - I've just checked - same old version, if that's what you've meant.
From what I've figured, no one shared the HDR with some modded microcode or figured why the bios from dell has longer data (not me at least)

All the focus I've seen was on the 1067A cpus.
Maybe I'll give it a shot later and also mod the cpu table (the ucode list).
find
quote
#22
OK. You replace microcode old version B4 with new version BC. And all work fine except SpeedStep. Am I right?
Download Coreinfo, run it command line and post results.
find
quote
#23
Spot on DeathBringer,

here's the coreinfo output:

Coreinfo v3.31 - Dump information on system CPU and memory topology
Copyright © 2008-2014 Mark Russinovich
Sysinternals - http://www.sysinternals.com

Intel® Xeon® CPU           E5335  @ 2.00GHz
Intel64 Family 6 Model 15 Stepping 11, GenuineIntel
Microcode signature: 000000BC
HTT             *       Hyperthreading enabled
HYPERVISOR      -       Hypervisor is present
VMX             *       Supports Intel hardware-assisted virtualization
SVM             -       Supports AMD hardware-assisted virtualization
X64             *       Supports 64-bit mode

SMX             -       Supports Intel trusted execution
SKINIT          -       Supports AMD SKINIT

NX              *       Supports no-execute page protection
SMEP            -       Supports Supervisor Mode Execution Prevention
SMAP            -       Supports Supervisor Mode Access Prevention
PAGE1GB         -       Supports 1 GB large pages
PAE             *       Supports > 32-bit physical addresses
PAT             *       Supports Page Attribute Table
PSE             *       Supports 4 MB pages
PSE36           *       Supports > 32-bit address 4 MB pages
PGE             *       Supports global bit in page tables
SS              *       Supports bus snooping for cache operations
VME             *       Supports Virtual-8086 mode
RDWRFSGSBASE    -       Supports direct GS/FS base access

FPU             *       Implements i387 floating point instructions
MMX             *       Supports MMX instruction set
MMXEXT          -       Implements AMD MMX extensions
3DNOW           -       Supports 3DNow! instructions
3DNOWEXT        -       Supports 3DNow! extension instructions
SSE             *       Supports Streaming SIMD Extensions
SSE2            *       Supports Streaming SIMD Extensions 2
SSE3            *       Supports Streaming SIMD Extensions 3
SSSE3           *       Supports Supplemental SIMD Extensions 3
SSE4a           -       Supports Streaming SIMDR Extensions 4a
SSE4.1          -       Supports Streaming SIMD Extensions 4.1
SSE4.2          -       Supports Streaming SIMD Extensions 4.2

AES             -       Supports AES extensions
AVX             -       Supports AVX intruction extensions
FMA             -       Supports FMA extensions using YMM state
MSR             *       Implements RDMSR/WRMSR instructions
MTRR            *       Supports Memory Type Range Registers
XSAVE           -       Supports XSAVE/XRSTOR instructions
OSXSAVE         -       Supports XSETBV/XGETBV instructions
RDRAND          -       Supports RDRAND instruction
RDSEED          -       Supports RDSEED instruction

CMOV            *       Supports CMOVcc instruction
CLFSH           *       Supports CLFLUSH instruction
CX8             *       Supports compare and exchange 8-byte instructions
CX16            *       Supports CMPXCHG16B instruction
BMI1            -       Supports bit manipulation extensions 1
BMI2            -       Supports bit manipulation extensions 2
ADX             -       Supports ADCX/ADOX instructions
DCA             *       Supports prefetch from memory-mapped device
F16C            -       Supports half-precision instruction
FXSR            *       Supports FXSAVE/FXSTOR instructions
FFXSR           -       Supports optimized FXSAVE/FSRSTOR instruction
MONITOR         *       Supports MONITOR and MWAIT instructions
MOVBE           -       Supports MOVBE instruction
ERMSB           -       Supports Enhanced REP MOVSB/STOSB
PCLMULDQ        -       Supports PCLMULDQ instruction
POPCNT          -       Supports POPCNT instruction
LZCNT           -       Supports LZCNT instruction
SEP             *       Supports fast system call instructions
LAHF-SAHF       *       Supports LAHF/SAHF instructions in 64-bit mode
HLE             -       Supports Hardware Lock Elision instructions
RTM             -       Supports Restricted Transactional Memory instructions

DE              *       Supports I/O breakpoints including CR4.DE
DTES64          *       Can write history of 64-bit branch addresses
DS              *       Implements memory-resident debug buffer
DS-CPL          *       Supports Debug Store feature with CPL
PCID            -       Supports PCIDs and settable CR4.PCIDE
INVPCID         -       Supports INVPCID instruction
PDCM            *       Supports Performance Capabilities MSR
RDTSCP          -       Supports RDTSCP instruction
TSC             *       Supports RDTSC instruction
TSC-DEADLINE    -       Local APIC supports one-shot deadline timer
TSC-INVARIANT   -       TSC runs at constant rate
xTPR            *       Supports disabling task priority messages

EIST            -       Supports Enhanced Intel Speedstep
ACPI            *       Implements MSR for power management
TM              *       Implements thermal monitor circuitry
TM2             *       Implements Thermal Monitor 2 control
APIC            *       Implements software-accessible local APIC
x2APIC          -       Supports x2APIC

CNXT-ID         -       L1 data cache mode adaptive or BIOS

MCE             *       Supports Machine Check, INT18 and CR4.MCE
MCA             *       Implements Machine Check Architecture
PBE             *       Supports use of FERR#/PBE# pin

PSN             -       Implements 96-bit processor serial number

PREFETCHW       *       Supports PREFETCHW instruction

Maximum implemented CPUID leaves: 0000000A (Basic), 80000008 (Extended).

Logical to Physical Processor Map:
*---  Physical Processor 0
-*--  Physical Processor 1
--*-  Physical Processor 2
---*  Physical Processor 3

Logical Processor to Socket Map:
****  Socket 0

Logical Processor to NUMA Node Map:
****  NUMA Node 0

No NUMA nodes.

Logical Processor to Cache Map:
*---  Data Cache          0, Level 1,   32 KB, Assoc   8, LineSize  64
*---  Instruction Cache   0, Level 1,   32 KB, Assoc   8, LineSize  64
**--  Unified Cache       0, Level 2,    4 MB, Assoc  16, LineSize  64
-*--  Data Cache          1, Level 1,   32 KB, Assoc   8, LineSize  64
-*--  Instruction Cache   1, Level 1,   32 KB, Assoc   8, LineSize  64
--*-  Data Cache          2, Level 1,   32 KB, Assoc   8, LineSize  64
--*-  Instruction Cache   2, Level 1,   32 KB, Assoc   8, LineSize  64
--**  Unified Cache       1, Level 2,    4 MB, Assoc  16, LineSize  64
---*  Data Cache          3, Level 1,   32 KB, Assoc   8, LineSize  64
---*  Instruction Cache   3, Level 1,   32 KB, Assoc   8, LineSize  64

Logical Processor to Group Map:
****  Group 0
find
quote
#24
OK. Have your any CPU (771 or 775) for this motherboard which can enable & disable EIST by BIOS?
find
quote
#25
(03-22-2016, 12:01 PM)DeathBringer Wrote: OK. Have your any CPU (771 or 775) for this motherboard which can enable & disable EIST by BIOS?

I've tested a e5300 (wolfdale 1067a) cpu. I have a new check in bios to enable/disable speedstep (with the xeon, it's not visible).
Anyway, it doesn't work - EIST stays on.
The Xeon E5335 is listed at intel as having EIST, except at delidded.com webpage. All other features seem enabled/ok.
One downside, cpuid and other tools list the freq fixed at 2GHz and the voltage at 1,3V fixed. On the plus side, it doesn't seem to get hot at all, it actually stays cooler that the E5300.
find
quote
#26
Please install your E5300 and enable EIST in BIOS.
Then download SYMCMOS and run in pure DOS:
SYMCMOS –v2 –lOLD.TXT
Then disable EIST in BIOS and run:
SYMCMOS –v2 –lNEW.TXT
Post files old.txt and new.txt
find
quote
#27
(03-24-2016, 12:15 PM)DeathBringer Wrote: Please install your E5300 and enable EIST in BIOS.
Then download SYMCMOS and run in pure DOS:
SYMCMOS –v2 –lOLD.TXT
Then disable EIST in BIOS and run:
SYMCMOS –v2 –lNEW.TXT
Post files old.txt and new.txt
error :

combineFiles (0h, COMBINE.ROM)...
initPdmEntry ...
search '$PDM' ... not Found!
pdmEntry = NULL !
find
quote
#28
Bad news.
find
quote
#29
Should I try a freedos boot disk ? I've had one but I've switched to a 98se one (to test with an intel board)
find
quote
#30
Run it in pure DOS. But I think that it will not help.
find
quote


Forum Jump:


Users browsing this thread: 1 Guest(s)
Expand chat
Expand chat
Expand chat

To join us in the community live chat, please register or log-in